Direct Transistor-Level Layout for Digital Blocks
[Only registered and activated users can see links. Click Here To Register...]
Prakash Gopalakrishnan, Rob A. Rutenbar, "Direct Transistor-Level Layout for Digital Blocks"
English | 2004 | ISBN: 1402076657 | 134 pages | PDF | 7.2 MB
Cell-based design methodologies have dominated layout generation of digital circuits. Unfortunately, the growing demands for transparent process portability, increased performance, and low-level device sizing for timing/power are poorly handled in a fixed cell library.
Direct Transistor-Level Layout For Digital Blocks proposes a direct transistor-level layout approach for small blocks of custom digital logic as an alternative that better accommodates demands for device-level flexibility. This approach captures essential shape-level optimizations, yet scales easily to netlists with thousands of devices, and incorporates timing optimization during layout. The key idea is early identification of essential diffusion-merged MOS device groups, and their preservation in an uncommitted geometric form until the very end of detailed placement. Roughly speaking, essential groups are extracted early from the transistor-level netlist, placed globally, optimized locally, and then finally committed each to a specific shape-level form while concurrently optimizing for both density and routability.
The essential flaw in prior efforts is an over-reliance on geometric assumptions from large-scale cell-based layout algorithms. Individual transistors may seem simple, but they do not pack as gates do. Algorithms that ignore these shape-level issues suffer the consequences when thousands of devices are poorly packed. The approach described in this book can pack devices much more densely than a typical cell-based layout.
Direct Transistor-Level Layout For Digital Blocks is a comprehensive reference work on device-level layout optimization, which will be valuable to CAD tool and circuit designers.
Code:
Download (Uploadgig)
https://uploadgig.com/file/download/3d22846c69945815/fvfuj.Direct.TransistorLevel.Layout.for.Digital.Blocks.repost.rar
Download ( Rapidgator )
https://rapidgator.net/file/bb5df317bc38db645ae9539fb649e3c1/fvfuj.Direct.TransistorLevel.Layout.for.Digital.Blocks.repost.rar.html
Download ( NitroFlare )
http://nitroflare.com/view/4F82DCD82547F3E/fvfuj.Direct.TransistorLevel.Layout.for.Digital.Blocks.repost.rar
